## KURUKSHETRA UNIVERSITY KURUKSHETRA

# Scheme of Examination and Syllabus for Under-Graduate Programme Subject: Electronic Equipment & Maintenance 7<sup>th</sup> & 8<sup>th</sup> Semester

### Under Multiple Entry-Exit, Internship and CBCS-LOCF in accordance to NEP-2020 w.e.f. 2025-26

#### Revised Scheme of Examination for Under-Graduate Programme Under Multiple entry-Exit, Internship and CBCS-LOCF in accordance to NEP-2020 w.e.f. 2025-26. Subject: Electronic Equipment & Maintenance

FOURTH YE	CAR: SEMEST	ER-7 (FOR H	ONOURS/HONOURS WITH RE	SEARCH I	N ELECT	RONIC EQ	UIPMENT &	<sup>2</sup> MAINTE	ENANCE)
Remarks	Course	Paper(s)	Nomenclature of Paper	Credits	Hours/ Week	Internal marks	External Marks	Total Marks	Exam Duration
	CC-H1 4 credit	B23-EEM- 701	Solid State Electronic Devices	4	4	30	70	100	3 hrs.
for Honours in	CC-H2 4 credit	B23-EEM- 702	Microelectronics Processing & Technology	4	4	30	70	100	3 hrs.
Electronics/ Honours with	CC-H3 4 credit	B23-EEM- 703	Electronic Communication-3	4	4	30	70	100	3 hrs.
Research in Electronic Equipment	DSE-H1 4 credit	B23-EEM- 704	Instrumentation & Control System	4	4	30	70	100	3 hrs.
& Maintenance	Select one Option         B23-EEM- 705         CAD Tools for Microelectronics	4	4	30	70	100	3 hrs.		
(For Scheme B & C)	PC-H1 4 credit	B23-EEM- 706	Practical Based on B23-EEM-701 TO 704/705	4	8	30	70	100	6 hrs.
CC-HM1       From Available Minor of 4 credits as per NEP         4 credit       From Available Minor of 4 credits as per NEP									
	SI	EMESTER-8 (	FOR HONOURS IN ELECTRON	NIC EQUIP	MENT & I	MAINTENA	ANCE)		
Remarks	Course	Paper(s)	Nomenclature of Paper	Credits	Hours/ Week	Internal marks	External Marks	Total Marks	Exam Duration
	CC-H4 4 credit	B23-EEM- 801	CMOS and PLD Logic Design	4	4	30	70	100	3 hrs.
Honours in Electronic	CC-H5 4 credit	B23-EEM- 802	MOS Device Modeling and CMOS Amplifier Design	4	4	30	70	100	3 hrs.
Equipment &	CC-H6 4 credit	B23-EEM- 803	Verilog Hardware Description Language	4	4	30	70	100	3 hrs.
Maintenance	DSE-H2 4 credit	B23-EEM- 804	Embedded Systems Design	4	4	30	70	100	3 hrs.
(For Scheme B & C)	Select one option	B23-EEM- 805	Advanced Digital Communication Systems	4	4	30	70	100	3 hrs.
	PC-H2 4 credit	B23-EEM- 806	Practical Based on B23-EEM-801 TO 804/805	4	8	30	70	100	6 hrs.
	CC-HM2 4 credit		From Availa	able Minor o	of 4 credits	as per NEP			
	OR SEMESTI	ER-8 (FOR HO	DNOURS WITH RESEARCH IN	ELECTRO	NIC EQU	IPMENT &	MAINTENA	ANCE)	
Remarks	Course	Paper(s)	Nomenclature of Paper	Credits	Hours/ Week	Internal marks	External Marks	Total Marks	Exam Duration
Honours	CC-H4 4 credit	B23-EEM- 801	CMOS and PLD Logic Design	Advanced Digital Communication Systems443070Practical Based on 23-EEM-801 TO 804/805483070From Available Minor of 4 credits as per NEPRS WITH RESEARCH IN ELECTRONIC EQUIPMENT & MAINNomenclature of PaperCredits WeekHours/ marksInternal MarOS and PLD Logic Design443070OS Device Modeling and CMOS Amplifier Design443070		70	100	3 hrs.	
with Research in Electronic	CC-H5 4 credit	B23-EEM- 802	MOS Device Modeling and CMOS Amplifier Design	4	4	30	70	100	3 hrs.
Equipment & Maintenance	Project/Dis sertation 12 credit	B23-EEM- 807	Project/Dissertation	8+4	-	-	300	300	-
(For Scheme B & C)	CC-HM2 4 credit		From Availa	able Minor o	of 4 credits	as per NEP			

Session:2025-26						
		Part A - Introduction				
Subject		ELECTRONIC EQUIPMENT MAINTENANCE				
Semester		SEVENTH				
Name of the	Course	Solid State Electronic Devices				
Course Code		B23-EEM-701				
Course Type:	(CC/MCC/MDC/CC- DSE/PC/AEC/VAC)	CC-H1				
Level of the c	course	400-499				
Pre-requisite	for the course	Basic know	Basic knowledge of Semiconductor Physics			
(if any)	for the course	Dusie Miow	leage of benne	inductor r nysics		
Course	After completing this c	course, the l	earner will be	able to:		
Learning	1. Describe the beha	viour of se	miconductor r	naterials and devices	5.	
Outcomes	2. Reproduce the ele	ectrical char	racteristics of	semiconductor		
(CLO):	Junctions and use them in various semiconductor devices for switching an					
	amplifications					
3. Explain the behaviour of Metal oxide semiconductor (MOS)						
	systems with the	help of ener	rgy band diagi	rams		
	4. Develop MOSFE	T devices	with desired s	specifications for	electronic circuit	
~	applications.					
Credits	Theory		Practical	Total		
	4		-	4		
Hours	60		-	60		
Max. Marks:	100		Exam Time:	3 Hours		
Internal Asses	ssment Marks: 20 Theory					
End Term Exa	am Marks:80Theory					
	Part B	- Contents	of the Course	e		
4	Instru	<u>ictions for</u>	Paper-Setter			
1. Nine que	stions will be set in all. All c	uestions will	carry equal mark	ζδ.	<b>T</b> 1	
2. Question	stions will be set unit wise	selecting two	o questions from	n each Unit I to IV Th	sory. The remaining	
required to	o attempt question No. 1 and	four more qu	estions selecting	one question from each	unit	
Unit	Topic	8			Contact Hours	
I	Band model in solids d	onors and ac	centors Mass-	Action law effective	15	
-	mass. Carrier concentr	ations. Feri	ni level. Equi	ilibrium Conditions-	10	
	Electrons and holes, ter	nperature de	pendence of ca	arrier concentrations,		
	compensation and space	e charge ner	utrality, Condu	ctivity and mobility,		
	Drift velocity and rest	istance, sca	ttering, effect	of temperature and		
	doping on mobility, high	n field effect	-velocity limita	tions, Hall effect		
	Equilibrium in Electro	onic System	n, Idealized N	Aletal-semiconductor		
	Surface effects	ige charact	ensues, non-i	contacts,		
II	The pn junction potent	ial barrier	contact potenti	al. equilibrium fermi	15	
	levels, space charge at	junction, for	ward and reve	rse biased junctions;		
	Depletion width, electri	c field at ju	nction, capacita	ance of pn junctions,		
	(all concepts with suita	able band d	iagrams) Reve	rse bias breakdown-		
	Zener breakdown, avala	nche breakd	own			
	Fundamentals of BJT	operation,	amplification	with BJT's, BJT		
	Tabrication/structure (B	JI for inte	grated circuits	), terminal currents,		

	Other important effects- drift in base region, base narrowing, avalanche breakdown, injection levels-thermal effects, Base resistance and emitter	
	crowding, kirk effect,	
	Designing of amplifier circuits with BJ1 devices in common emitter	
	feedback	
III	Equilibrium in Electronic System Idealized Metal semiconductor	15
111	junction, Current-voltage characteristics, non-rectifying contacts,	13
	Surface effects	
	MOS structure, Ideal MOS capacitor, thermal equilibrium band	
	diagrams, Polysilicon and metals as gate electrode materials, the flat	
	band voltage, MOS Electronics -thermal equilibrium and	
	nonequilibrium conditions, threshold voltage, Capacitance of MOS	
	system- CV behaviour of Ideal MOS system, non-ideal MOS system-	
	Effect of real surface, work function difference, Oxide and Interface	
IV/	Charges, infestiold voltage in presence of oxide charges	15
1 V	abaractoristics ninch off and seturation Channel length modulation	15
	body bias affact Improved Models for short channel MOSEETs	
	Designing of MOSEET based amplifier circuits in common source	
	configuration	
	Type of MOSEFT Scaling – constant voltage and constant field scaling	
	short channel effects in MOSFET devices. Gate coupling, velocity	
	overshoot, high field effects, substrate current. Hot carrier effects, Gate	
	current, Device degradation, Structure that reduce the drain field.	
	Suggested Evaluation Methods	
Internal Ass	essment:	End Term
≻ Theory	30 Marks	Examination:
• Class	Participation: 5 Marks	70 Marks
• Semir	nar/presentation/assignment/quiz/class test etc.: <b>10 Marks</b>	
• Mid-7	Ferm Exam: 15 Marks	
	Dout C Loomin a Descurres	
D	Part C-Learning Resources	
	u DUUKS/E-RESUURCES/LIVID: ata Electronic Devices (6th edition) Bon C Streatman & S K Banarica (DUI	New Delbi
2009)	are Electronic Devices (our curron) Ben & Succurran & S.K. Daller Jee, (PHI,	new Dellii,
2. Device	Electronics for Integrated Circuits (3rd Edition) Muller & Kammins- John W	iley
3. Physics	and Technology of Semiconductor Devices by A.S. Grove.	5
4 DI .		

4. Physics of Semiconductor Devices by S.M.Sze.

		Se	ssion:2025-26			
		Part 1	A - Introduction	n		
Subjec	t		ELECTRONIC	C EQUIPMENT MA	INTENANCE	
Semest	ter		SEVENTH			
Name	of the Course		Microelectronics Processing & Technology			
Course	e Code		B23-EEM-702			
Course	e Type: (CC/MCC/N	ADC/CC-	CC-			
M/DSE	EC/VOC/DSE/PC/AI	EC/VAC)	H2			
Level of	of the course		400-499			
Pre-req	uisite for the cours	se(if any)	Basic knowled	ge of Semiconductor	Physics	
Course Learning Outcomes (CLO):			ing this course, t various microel ntation used for of the kinetics of of g the profile of of iate between var batterning (lithog s, he process sequent and their packag	the learner will be ab ectronics fabrication deposition of thin fill oxide layer growth of dopants distribution ious semiconductor graphy and etching) of nce for BJT, CMOS ging.	le to: s technique/tools and ns. on silicon surface and in semiconductors. processing techniques of thin films and bulk and BiCMOS	
Credit	ts	The	eory	Practical	Total	
		4		-	4	
Conta	ct Hours	60		-	60	
Max. M Interna End Te	Marks: 100 al Assessment Marks: 3 erm Exam Marks:70	30		Exam Time: 3 Ho	urs	
		Part B-Cor	ntents of the C	ourse		
<ol> <li>Nine</li> <li>Quest</li> <li>eight quest</li> <li>attempt que</li> </ol>	questions will be set in a tion No.1, which will be ions will be set unit wise estion No. 1 and four mo	Instruction III. All questions short answer type e selecting two q re questions sele	will carry equal m we covering the enductions from each uestions from each cting one question	Setter harks. tire syllabus, will be co h Unit I to IV. The car h from each unit	ompulsory. The remaining ididate will be required to	
Unit		То	pics		Contact Hours	
Ι	Microelectronics processing: Introduction, Clean Room, Pure Water System, Vacuum Science and Technology, Practical vacuum systems, Operating principle: Rotary Pump, Cryo Pump and Turbo Molecular Pump, Vacuum Gauges: Pirani and Penning Gauge, Sources for vacuum deposition, Sputtering (DC, RF and RF Magnetron), Chemical Vapor Deposition, reactors for chemical vapor deposition, CVD Applications, PECVD, Metallization, Epitaxy: Introduction, Vapor phase epitaxy, Liquid phase enitaxy and Molecular beam enitaxy. Hatroenitaxy15					
II	Thermal Oxidation of Oxidation Systems, F Redistribution during process, Diffusion E	Silicon, Oxide F Properties of Th Oxidation, Uses Quation, Diffusi	ormation, Kinetics aermal Oxides of a of Silicon Oxido on Profiles, Eval	s of Oxide Growth, Silicon, Impurity e, Basic diffusion uation of Diffused	15	

	Layers, Diffusion in Silicon, Emitter-Push Effect, Lateral Diffusion, Distribution and Range of Implanted Ions, Ion Distribution, Ion Stopping, Ion Channeling, Disorder and Annealing, Multiple Implantation and Masking, Pre-deposition and Threshold Control.			
III	<ul> <li>III Photohuhography, Negative and Positive Photofesist, Resist Application, Exposure and Development, Photolithographic Process Control.</li> <li>E-Beam Lithography, X-Ray Beam Lithography and Ion Beam Lithography. Wet Chemical Etching, Chemical Etchants for SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, Polycrystalline Silicon and other microelectronic materials, Plasma Etching, Plasma Etchants, Photoresist Removal, Lift off process, Etch Process Control</li> <li>IV PMOS, NMOS and CMOS IC technology-fabrication steps with mask</li> </ul>			
IV	PMOS, NMOS and CMOS IC technology-fabrication steps with mask layout, MOS Memory technology- Static and Dynamic, Bipolar IC Technology, BiCMOS Technology, Packaging design considerations, Special package considerations, Yield loss in VLSI, Reliability requirements for VLSI.	15		
	Suggested Evaluation Methods			
Interr	nal Assessment:	End Term		
Interr	nal Assessment: Theory 30Marks	End Term Examination: 70		
Interr ≻ T	nal Assessment: Theory 30Marks Class Participation: 5 Marks	End Term Examination: 70 Marks		
Interr ≻ T •	hal Assessment: Theory 30Marks Class Participation: 5 Marks Seminar/presentation/assignment/quiz/class test etc.:10Marks	End Term Examination: 70 Marks		
Interr > T •	hal Assessment: Theory 30Marks Class Participation: 5 Marks Seminar/presentation/assignment/quiz/class test etc.:10Marks Mid-Term Exam: 15Marks	End Term Examination: 70 Marks		
Interr ≻ T •	hal Assessment: Theory 30Marks Class Participation: 5 Marks Seminar/presentation/assignment/quiz/class test etc.:10Marks Mid-Term Exam: 15Marks Port C L corming Personage	End Term Examination: 70 Marks		
Interr ≻ T •	hal Assessment: Theory 30Marks Class Participation: 5 Marks Seminar/presentation/assignment/quiz/class test etc.:10Marks Mid-Term Exam: 15Marks Part C-Learning Resources	End Term Examination: 70 Marks		

Session:2025-26					
	Part A	A - Introduction	1		
Subject		ELECTRONIC EQUIPMENT MAINTENANCE			
Semester		SEVENTH			
Contact Hours		Electronic Cor	Electronic Communication-3		
Course Code	B23-EEM-703				
Course Type: (CC/MCC/MDC/CC-		CC-H3			
M/DSEC/VOC/DSE/PC/AEC/VAC)					
Level of the course		400-499			
Pre-requisite for the course	(if any)	Basic knowledge of Electronics.			
Course Learning Outcomes	arning Outcomes After completing this course, the learner will be able to:			able to:	
(CLO):	1. Explain w	vave equation as	nd boundary condition	ons	
	2. Understan	nd the radio waves and analyze Smith chart for			
	impedance	e matching			
	3. Explain va	arious pulse and digital modulation techniques.			
	4. Understan	d the basics of	modern telephone ne	etwork and satellite	
	communic	cation	-		
Credits	The	eory	Practical	Total	
		4	_	4	
Contact Hours	6	50	-	60	
Max. Marks: 100			Exam Time: 3 Hour	ſS	
Internal Assessment Marks: 2	30				
End Term Exam Marks:70					

#### **Part B - Contents of the Course**

#### **Instructions for Paper-Setter**

1. Nine questions will be set in all. All questions will carry equal marks.

2. Question No.1, which will be short answer type covering the entire syllabus, will be compulsory. The remaining eight questions will be set unit wise selecting two questions from each Unit I to IV. The candidate will be required to attempt question No. 1 and four more questions selecting one question from each unit

Unit	Topics	<b>Contact Hours</b>
I	Wave Equation and Boundary conditions, Plane monochromatic wave in non- conducting media, conducting media, Reflection and refraction at the boundary of two non-conducting media-oblique incidence, Reflection from a conducting plane-total internal reflection, Propagation between parallel conducting plates, Radio Wave propagation: Propagation in Free space, Tropospheric Propagation, Ionospheric propagation, Surface wave propagation, Propagation losses	15
11	Transmission lines, Characteristic impedance, standing waves, quarter and half wavelength lines, Impedance matching, Use of Smith Chart, Impedance matching using Smith Chart, Losses in Transmission lines, Wave-guides: Rectangular, losses in Wave-guides, S Parameters, Basics of Antennas: Antenna parameters, Dipole antennas, Radiation pattern, Antenna gain.	15
III	Pulse Communication, Pulse Amplitude modulation (PAM), Pulse Width Modulation, Pulse Position Modulation (PPM), Pulse Code Modulation and application. Digital Communication, Characteristics of Data Transmission Circuit, Data Transmission speeds, Noise, Cross talks, Echo suppressors, Distortion, Equalizers, Bit transmission, Signaling rate, Digital Communication techniques, FSK, PSK, BPSK, QPSK, DPSK. Error Detection and Correction codes.	15

IV	Modern Telephone networks, mobile telephone network, intelligent network and	15		
	services (in brief).			
	Satellite Communication: Introduction, Orbits, Station keeping, Satellite			
	Attitude, Transmission Path, Path Loss, Noise considerations, the Satellite			
	Systems, Saturation flux density, Effective Isotropic radiated Power, Multiple			
	Access Methods.			
Suggested Evaluation Methods				
Intern	al Assessment:	End Term		
⊳ 1	Theory 30Marks	Examination:		
•	Class Participation: <b>5 Marks</b>			
•	Seminar/presentation/assignment/quiz/class test etc.:10Marks	70 Marks		
•	Mid Torm Exem: 15 Montra			
•	Wid-Term Exam. ISWIARS			
	Part C-Learning Resources			
Recom	nended Books/e-resources/LMS:			
1.	Foundations of Electromagnetic Theory JR Reitz and FZ by Reitz and Wesley).	Milford (Addison		
2.	Electromagnetics by B.B. Laud (Wiley Eastern).			
3.	Mathew N. O. Sadiku, 'Principles of Electromagnetics', 6th Edition, C	Oxford University		
	Press Inc. Asian edition, 2015.	-		
4.	Theory and Applications of Microwaves by Brownwell and Beam (McGraw	Hill).		
5.	Electronic Communication by George Kennedy.			
6.	Basic Electronic Communication by Roody & Coolen.			
7.	Electronic Communications System by Wayne Tomasi (Pearson).			

		S	ession: 2025-2	6	
		Par	t A - Introduc	tion	
Subjec	t		ELECTRONIC	C EQUIPMENT MAIN	TENANCE
Semest	ter		SEVENTH		
Contac	et Hours		Instrumentation and Control System		
Course	e Code		B23-EEM-704		
Course	Type: (CC/MCC/N	ADC/CC-	DSE- H1		
M/DSF	EC/VOC/DSE/PC/AI	EC/VAC)			
Level of	of the course	,	400-499		
Pre-rec	uisite for the course	(if any)			
Course	Learning Outcomes	After comple	ting this course	e, the learner will be a	able to:
(CLO):	8	1	0	,	
		1.Understan	d the characte	ristics of sensors an	d transducers and
		analyze the	eir performance	e	
		2.Understan	d different met	hods for measuring a	a physical quantity
		and role o	f different inst	rumentation required	for measuring the
		same			
		3.Identify di	fferent control	systems, analyze usin	ng SFG and design
		these for s	pecified purpos	se	
		4.Use differ	ent techniques	s to perform stabilit	ty analysis of the
		designed of	control system	and capability to c	lo the state space
		analysis			
Credit	S	The	eory	Practical	Total
			4	-	4
Conta	ct Hours	6	50	-	60
Max. N	Marks: 100			Exam Time: 3 Hours	6
Interna	al Assessment Marks:	30			
End Te	erm Exam Marks:70				
		Part B-Con	itents of the C	ourse	
		Instructio	ons for Paper-	Setter	
1. N	Vine questions will be set	t in all. All questi	ons will carry equ	ial marks.	
2. 0	Question No.1, which w	ill be short answ	wer type covering	g the entire syllabus, wil	l be compulsory. The
remai	ning eight questions will	ll be set unit wis	e selecting two q	uestions from each Unit	I to IV. The candidate
WIII D	e required to attempt que	estion No. 1 and	four more question	ns selecting one question	from each unit
Unit		7	Copics		<b>Contact Hours</b>
Ι	Basic concepts of r	neasurement: In	troduction, syste	em configuration basic	15
	Electrical transduce	r classification	hasic requi	rements Performance	
	characteristics of an in	strumentation sy	stem: generalized	system, zero order, first	
	order, second order	system, Measu	arement of disp	lacement: principle of	
	transduction, Variable	resistance device	e, LVDT, Variable	e capacitance transducer,	
	nall effect devices, N	transducer vibrat	pressure: Thin fi	im pressure transducer,	
П	Measurement of positi	on, velocity, for	ce. torque (basics	only). Measurement of	15
	flow: Head type flow	w meters based	on differential	pressure measurements,	15
	Anemometers, Temp	erature measure	ments: resistance	e type temp. sensors,	
	thermistors, thermocou	uples, solid state	sensors, optical p	yrometers, Measurement	
	Digital storage oscillos	s, pH (basics or scope Lock-in A	ny), Instrumentat	ion amplifier, Q meter,	
	Digital storage oscilloscope, Lock-in Amplifier.				

L

III	Bioelectrical signals and their measurement, Electrodes for ECG <b>Control System:</b> Introduction: Basic components of a control system, Example of control system applications, Open loop and closed loop control system, Feedback and its effects, Types of feedback control systems, Transfer functions, block diagram, and Signal Flow graphs. Time response of feedback control systems: Steady state error analysis, Introduction and design of P, I PI, PD and PID Controllers.	15
IV	Stability of linear control systems: introduction, Methods of determining stability, Routh –Hurwitz stability, Nyquist Stability Criterion, Root loci technique for analysis of LTI control system, Bode plots and Nyquist plots. <b>Introduction to State variable analysis:</b> Concepts of state, state variable and state models for electrical systems, Solution of state equations.	15
	Suggested Evaluation Methods	
Internal Assessment:         ➤ Theory 30Marks         • Class Participation: 5 Marks         • Seminar/presentation/assignment/quiz/class test etc.:10Marks         • Mid-Term Exam: 15Marks		End Term Examination:
•	Seminar/presentation/assignment/quiz/class test etc.: <b>10Marks</b> Mid-Term Exam: <b>15Marks</b>	70Marks
•	Seminar/presentation/assignment/quiz/class test etc.: <b>10Marks</b> Mid-Term Exam: <b>15Marks</b> <b>Part C-Learning Resources</b>	70Marks

Session: 2025-26						
		Part	A - Introduction	on		
Subjec	t		ELECTRONIC	C EQUIPMENT MAINT	ENANCE	
Semest	er		SEVENTH			
Contac	et Hours		CAD Tools for	· Microelectronics		
Course	e Code		B23-EEM-705			
Course	Type: (CC/MCC/M	IDC/CC-	DSE-H1			
M/DSE	EC/VOC/DSE/PC/AH	EC/VAC)				
Level of	of the course		400-499			
Pre-req	uisite for the course	(if any)				
Course l	Learning Outcomes	After comple	ting this course, the learner will be able to:			
(CLO):	-	1. Stud	y various physic	al design methods in VL	SI.	
		2. Unde	erstand the conc	epts behind the VLSI	design rules and	
routi			ng techniques.			
3. Use			the simulation	techniques at various	levels in VLSI	
		desig	n flow.			
		4. To u	nderstand the co	oncepts of various algo	orithms used for	
Cradit	~	1100r	planning and ro	uting• techniques.	T. 4.1	
Credit	S	1 ne	a design of the second se	Practical	I otal	
Conto	at Hours		4	-	4	
Conta Mox N	Aprka: 100	(	0	- Exem Time: 2 Hours	00	
Interna	I Assessment Marks	30		Exam Time: 5 Hours		
End Te	erm Exam Marks: 70	50				
		Part B - Co	ntents of the (	Course		
		Instructio	ons for Paper-	Setter		
1. N	Vine questions will be set	in all. All questi	ions will carry equ	al marks.		
2. 0	Question No.1, which w	ill be short answ	wer type covering	g the entire syllabus, will	be compulsory. The	
remai	ning eight questions wil	l be set unit wis	e selecting two q	uestions from each Unit I	to IV. The candidate	
will b	e required to attempt que	estion No. 1 and	four more question	ns selecting one question f	rom each unit	
Unit		]	opics		Contact Hours	
Ι	VLSI DESIGN M	IETHODOLOG	<b>IES:</b> Introduc	tion to VLSI Design	14	
	methodologies - Rev	iew of Data stru	ictures and algorit	thms - Review of VLSI		
	Complexity - Tractat	tools - Algorith de and Intractabl	mic Graph The	ory and Computational		
	combinatorial optimiz	zation	e problems - gene	and purpose methods for		
II	DESIGN RULES : I	avout Compacti	ion - Design rule	s - problem formulation -	14	
11	algorithms for constra	int graph compa	ction - placement	and partitioning - Circuit	17	
	representation - Placen	nent algorithms -	- partitioning			
III	FLOOR PLANNING	: Floor planning	concepts - shape	functions and floor plan	14	
	sizing - Types of local	routing problem	s - Area routing -	channel routing - global		
	routing - algorithms for	r global routing.				
11.7	SIMULATION . Sim	ulation Cata la	wal madaling and	aimulation Switch lave	10	
IV	modeling and simula	tion Combination	onal Logic Svnt	hesis - Binary Decision	18	
	Diagrams - Two Level	Logic Synthesis				
	MODELLING AND	SYNTHESIS :	High level Synth	nesis - Hardware models -		
	Internal representation	n - Allocation	- assignment a	nd scheduling - Simple		
	scheduling algorithm - Assignment problem - High level transformations.					

#### **Suggested Evaluation Methods**

End Term Examination:

**70Marks** 

#### Internal Assessment:

#### ➤ Theory 30Marks

- Class Participation: **5 Marks**
- Seminar/presentation/assignment/quiz/class test etc.:10Marks
- Mid-Term Exam: 15Marks

#### **Part C-Learning Resources**

#### **Recommended Books/e-resources/LMS:**

- 1. S.H. Gerez, "Algorithms for VLSI Design Automation", John Wiley & Sons, 2002.
- 2. N.A. Sherwani, "Algorithms for VLSI Physical Design Automation", Kluwer Academic Publishers, 2002.
- 3. Sadiq M. Sait, Habib Youssef, "VLSI Physical Design automation: Theory and Practice", World scientific 1999.
- 4. Steven M.Rubin, "Computer Aids for VLSI Design", Addison Wesley Publishing 1987.

	S	ession: 2025-2	6		
Part A - Introduction					
Subject		ELECTRONIC	C EQUIPMENT MAIN	ITENANCE	
Semester		SEVENTH			
Contact Hours		Practicals Based on B23-EEM-701 to 704/705			
Course Code		B23-EEM-706			
Course Type: (CC/MCC/M	ADC/CC-	PC-H1			
M/DSEC/VOC/DSE/PC/Al	EC/VAC)				
Level of the course		400-499			
Pre-requisite for the cours	se(if any)				
Course Learning Outcomes (CLO):	After comple	ting this course	e, the learner will be	able to:	
	log electronics /MOSFET). experimental resear and concise rombinational and	circuits based on se sults and conclusions i nanner nd sequential circu	miconductor devices in the form of written its using CMOS		
<ul> <li>devices/ICs</li> <li>4.Write a program/code using high level computer language for solv scientific problems</li> <li>5.Analyse &amp; interpret the data obtained in the experiments</li> <li>6.Present the experimental results and conclusions in the form of we report in clear and concise manner</li> </ul>					
Credits	The	eory	Practical	Total	
		-	4	4	
Contact Hours		-	60	60	
Max. Marks: 100 Internal Assessment Marks: End Term Exam Marks:70	30		Exam Time: 3 Hour	rs	
	Part B-Con	itents of the Co	ourse		
Ins Note: Perform ten practicals	tructions for last selecting at least	Performing th t one from Pract	<u>e Experiment</u> icals Based on B23-EH	EM-701 to 704/705	
<ol> <li>Note: Perform ten practicals selecting at least one from Practicals Based on B23-EEM-701 to 704/705</li> <li>Familiarization with electronic instruments like CRO, Multimeter, Function Generator etc.</li> <li>Bipolar Junction Transistor based Amplifier Design (with &amp; without Feedback)</li> <li>Plot MOSFET characteristics and design common source amplifier.</li> <li>Design of Analog Multimeter</li> <li>IC 555 applications: Monoshot, Astable, Bistable Multivibrator, Schmitt Trigger etc,</li> <li>OP- AMP based applications: Sample and hold circuits, logarithmic amplifier precision rectf.</li> <li>OP- AMP Waver form generator, Triangular, Square &amp; sine waver generators</li> <li>Op- Based Active filters (IInd Order) – Low Pass, High Pass, Band Pass, Band Reject</li> <li>Familiarization with Vaccum System and metal film deposition using thermal evaporation.</li> <li>Wafer cleaning and verification of wafer type</li> <li>Familiarization with Study of CMOS digital ICs families.</li> <li>Design of synchronous and asynchronous digital counters.</li> <li>Implementation of half adder and full adder circuit using CMOS digital ICS.</li> <li>A/D and D/A converter circuits.</li> <li>C-Programming- logical, arithmetic, decision making and loop operations.</li> </ol>					
<ol> <li>OP- AMP based application</li> <li>OP- AMP Waver form gen</li> <li>Op- Based Active filters (II</li> <li>Familiarization with Vaccu</li> <li>Wafer cleaning and verific</li> <li>Familiarization with Study</li> <li>Design of digital inverter cr curve.</li> </ol>	shot, Astable, B ns: Sample and erator, Triangul Ind Order) – Lo m System and r ation of wafer ty of CMOS digits ircuits using BJ	istable Multivib hold circuits, log ar, Square & sin w Pass, High Pa netal film depos ype al ICs families. T devices and fin	rator garitl le wa ss, B ition nd ou	, Schmitt Trigger hmic amplifier pre- iver generators and Pass, Band R using thermal eva- ut the noise margi	

End Term
Examination:
70 Warks

Session: 2025-26					
Part A - Introduction					
Subject ELECTRONIC EQUIPMENT MAINT				ENANCE	
Semest	ter		EIGHT		
Name	of the Course		CMOS and PL	D Logic Design	
Course	e Code		B23-EEM-801		
Course	Type: (CC/MCC/N	ADC/CC-	CC-H4		
M/DSF	EC/VOC/DSE/PC/A	EC/VAC)	400 400		
Level of	of the course		400-499 Knowladza of	Docio alectronico circuit	and components
Pre-rec	uisite for the cours	se(if any)	Knowledge of	Basic electronics circuits	s and components
(CLO):	Learning Outcomes	1.Understand 2.Understand of basic circ 3.Analyze and 4.Define Impo	and compare di ing of different t cuits in VHDL d design of State ediments to Synd	e, the learner will be at fferent CMOS logic fam types of CMOS PLDs an Machines chronous Design Method	lology
Credit	S	The	eory	Practical	Total
			4	-	4
Conta	ct Hours	6	50	-	60
Max. Max. Max. Max. Max. Max. Max. Max.	Marks: 100 al Assessment Marks: 3 erm Exam Marks:70	30		Exam Time: 3 Hours	
		Part B-Cor	ntents of the C	ourse	
		Instructio	ons for Paper-	Setter	
1. N 2. ( remai will b	Vine questions will be set Question No.1, which w ning eight questions will be required to attempt que	t in all. All quest vill be short ansv Il be set unit wis estion No. 1 and	ions will carry equ wer type covering se selecting two q four more questio	aal marks. g the entire syllabus, will uestions from each Unit I ns selecting one question fi	be compulsory. The to IV. The candidate rom each unit.
Unit		r	Fopics		Contact Hours
Ι	Introduction to CMOS Circuits, Logic families, CMOS logic, Electrical behaviour of CMOS circuits, CMOS steady state electrical behaviour, CMOS dynamic electrical behaviour, CMOS Input and Output structures, CMOS logic families, CMOS/TTL interfacing, Timing Hazards, Quine-McCluskey Method of finding Minimal SOP and POS Expressions.       15				
Π	IICombinational Logic Design Practice: Documentation standards, circuit timing, Combinational PLDs: Programmable logic array (PLA), Implementation of combinational logic using PLA, Programmable array logic (PAL), Generic Array logic (GAL), Description of some basic PLDs, Complex Programmable Logic Devices (CPLDs), Combinational PLD applications. Implementation of following in VHDL decoders, encoders, three state devices, multiplexers, exclusive-OR gates and parity circuits, comparators, adders, combinational multipliers.15				
III	Bistable elements, Lat Analysis, Clocked S Machines using State	tches and Flip-Fl Synchronous St Diagrams, State-	lops, Clocked Syr ate- machine D machine Synthesi	nchronous State-machine esign, Designing State s using Transition Lists.	15

IV	Sequential PLDs, Registers: Shift Registers and counters, Iterative versus Sequential Circuits, Synchronous Design Methodology, Impediments to Synchronous Design, Synchronizer Failure and Meta stability, Field Programmable Gate Arrays.	15		
	Suggested Evaluation Methods			
Interna ≻ T •	al Assessment: heory 30Marks Class Participation: 5 Marks Seminar/presentation/assignment/quiz/class test etc.:10Marks Mid-Term Exam: 15Marks	End Term Examination: 70 Marks		
Part C-Learning Resources				
Recomn 1. Digi 2. Prog	nended Books/e-resources/LMS: tal Design: Principles & Practices-John F. Wakerly (4th edition, Prentice Hall). rammable Logic: PLDs and FPGAs- R.C. Seals, G.F. Whapshott (McGraw-Hill, Public)	ication)		

Session: 2025-26				
	Part A - Introduction			
Subject		ELECTRONIC	CEQUIPMENT MAIN	TENANCE
Semester		EIGHT		
Name of the Course		MOS Device M	Iodeling and CMOS A	mplifier Design
Course Code		B23-EEM-802		
Course Type: (CC/MCC/N M/DSEC/VOC/DSE/PC/AI	ADC/CC- EC/VAC)	CC-H5		
Level of the course		400-499		
Pre-requisite for the cours	se(if any)			
Course Learning Outcomes (CLO):       After completing this course, the learner will be able to:         1.Describe the mathematical models for semiconductor devices and use it for circuit simulation.       1.Describe the mathematical models for semiconductor devices and use it for circuit simulation.         2.Design various analog building blocks like switches, current mirrors and active resistors using MOSFET devices.       3.Analyze the performance of MOSFET based amplifier systems in integrated circuits.         4. Differentiate between various configurations of op-amp in terms of performance of Integrated Circuits       Theory       Practical       Total			able to: evices and use it for rrent mirrors and systems in integrated p-amp in terms of <u>Total</u> 4	
Contact Hours	6	50	-	60
Max. Marks:100Exam Time:3 HoursInternal Assessment Marks:30End Term Exam Marks:70			s	
Part B-Contents of the Course				
Instructions for Paper-Setter           1. Nine questions will be set in all. All questions will carry equal marks.           2. Question No.1, which will be short answer type covering the entire syllabus, will be compulsory. The remaining eight questions will be set unit wise selecting two questions from each Unit I to IV. The candidate will be				

eight questions will be set unit wise selecting two questions from each Unit I to IV. The candidate will required to attempt question No. 1 and four more questions selecting one question from each unit.

Unit	Topics	<b>Contact Hours</b>
Ι	Device Modeling, DC models, small signal models, use of device models in circuit analysis, diode models, dc diode model, small signal diode model, HF diode model, MOS models, large signal (or dc) MOSFET model, small signal MOSFET model, HF MOSFET model, short channel Devices, sub-threshold MOS Models, Modeling noise sources in MOSFET's. MOS Device Layouts, Circuit simulation, Circuit simulation using SPICE, MOS SPICE Models,	15
Π	MOS switches, MOS Diode/active resistors, Current sources and sinks, Basic Current Mirrors, Cascoded Current Mirror, Widlar & Wilson Current mirror CMOS amplifiers: Single stage MOS Inverting Amplifier with various load configurations (resistive, diode connected, and current source as load), CMOS Push Pull amplifier	15
III	Differential amplifiers: Qualitative and quantitative analysis, CMOS differential amplifiers -Differential pair with active loads, Differential pair with current source and current mirror load, Frequency response of Amplifiers: Concept of zeros and poles, Miller effect, Association of poles with nodes, frequency response of MOS inverting amplifiers and differential amplifiers.	15

IV	CMOS two stage OP Amp, Stability and frequency compensation, Multipole	15
	system, Concept of phase margin, frequency compensation, compensation of two	
	stage op-amp	
	Simulation and measurement of op-amps, Comparators, characterization of	
	comparators, High gain comparators, Propagation delay of two-stage comparators,	
	Comparators using positive feedback, Autozeroing.	
	Suggested Evaluation Methods	
Inte	ernal Assessment:	End Term
$\blacktriangle$	Theory 30Marks	Examination:
	Class Participation: 5 Marks	70Marks
	• Seminar/presentation/assignment/quiz/classtestetc.:10Marks	
	• Mid-TermExam: 15Marks	
	Part C-Learning Resources	
Reco	nmended Books/e-resources/LMS:	
1.	Design of analog CMOS Integrated Circuits, Behzad Razavi, Tata McGraw Hill	
2.	VLSI Design Techniques for Analogue and Digital Circuits by R.L. Geiger, P Strader.	.E. Allen and N.R.
3.	Analysis and Design of Analogue I.C's (2nd edition) by P.R. Gray, R.G. Meyer.	
4.	The SPICE book by Andrei Vladimirescu.	

5. Computer Simulation of Electronic Circuits by Raghuram.

Session: 2025-26				
Part A - Introduction				
Subject		ELECTRONIC	C EQUIPMENT MAIN	TENANCE
Semester		EIGHT		
Contact Hours		Verilog Hardw	are Description Langu	age
Course Code		B23-EEM-803		
Course Type: (CC/MCC/N	ADC/CC-	CC-H6		
M/DSEC/VOC/DSE/PC/AI	EC/VAC)			
Level of the course		400-499		
Pre-requisite for the course	(if any)			
Course Learning Outcomes After completing this course, the learner will be able to:			able to:	
(CLO):				
	1.Understand t	he basics of Verile	og Hardware Description	Language
2.Design Verilog models for dig		ital circuits using Gate le	vel, Dataflow and	
	Switch level modelling 3 Design Verilog models for digital circuits using behavioural level modelli			oural level modelling.
	and using Ge	enerate blocks, tasl	ks and functions	, and to ver modeling,
	4.Use delays,	UDPs and the co	oncept of synthesis and	l verification in
	Verilog mo	dels		
Credits	The	eory	Practical	Total
		4	-	4
Contact Hours	6	50	-	60
Max. Marks: 100			Exam Time: 3 Hour	S
Internal Assessment Marks:	30			
End Term Exam Marks:70				
Part B - Contents of the Course				

#### **Instructions for Paper-Setter**

1. Nine questions will be set in all. All questions will carry equal marks.

2. Question No.1, which will be short answer type covering the entire syllabus, will be compulsory. The remaining eight questions will be set unit wise selecting two questions from each Unit I to IV. The candidate will be required to attempt question No. 1 and four more questions selecting one question from each unit.

Unit	Topics	Contact Hours
Ι	Benefits of CAD, Integrated circuit design techniques, Hierarchical design, Design abstraction, Computer aided design, Concepts of CPLD, FPGA. Introduction to HDLs, Verilog and its capabilities, Hierarchical Modeling Concepts: Design Methodologies, Modules, Instances, Components of Simulation and Test Bench. Basic Concepts: Lexical Conventions, Data Types, System Tasks and Compiler Directives. Modules and Ports.	15
II	Gate-Level Modeling: Gate Types, Gate Delays. Dataflow Modeling, Continuous Assignments, Delays, Expressions, Operators, and Operands, Operator Types, Switch-Level Modeling: Switch-Modeling Elements.	15
III	Behavioral Modeling: Structured Procedures, Procedural Assignments, Timing Controls, Conditional Statements, Multiway Branching, Loops, Sequential and Parallel Blocks, Generate Blocks. Tasks and Functions.	15

IV	Timing and Delays, Types of Delay Models, Path Delay Modeling, Timing Checks, Delay Back-Annotation, User-Defined Primitives (brief), Programming Language Interface (brief), Logic Synthesis with Verilog, Synthesis Design Flow, Verification of Gate-Level Netlist. Verification Techniques (brief) : Traditional Verification Flow Assertion Checking Formal Verification	15
	Suggested Evaluation Methods	
Intern ≻ T •	al Assessment: heory 30Marks Class Participation: 5 Marks Seminar/presentation/assignment/quiz/class test etc.:10Marks Mid-Term Exam: 15Marks	End Term Examination: 70Marks
	Part C-Learning Resources	
Recomm           1.           2.           3.           4.1	nended Books/e-resources/LMS: Custom VLSI Microelectronics by Stanley L.Hurst (Prentice Hall 1992) Verilog HDL - Samir Palnitkar (Pearson) A Verilog HDl Primer - J. Bhaskar (Pearson) Modern VLSI Design- A Systems Approach- Wayne Wolf-PTR Prentice Hall	1-1994

Session: 2025-26					
Part A - Introduction					
Subject			ELECTRONIC	C EQUIPMENT MAIN	ITENANCE
Semester			EIGHT		
Contac	et Hours		Embedded Sys	stems Design	
Course	e Code		B23-EEM-804		
Course	Type: (CC/MCC/N	/IDC/CC-	DSE-H2		
M/DSE	EC/VOC/DSE/PC/AI	EC/VAC)			
Level	of the course		400-499		
Pre-rec	uisite for the course	(if any)	NIL		
Course 1 (CLO):	Learning Outcomes	After comple	ting this course	e, the learner will be	able to:
		2.Analyse giv language	en problem and	write programs using	8051 assembly
		3.Design inter	the issues with 1	ising standard peripher	als
Credit		4.011derstalld	orv	Practical	Total
Crean	.0	110	4	-	4
Conta	ct Hours	6	50	_	60
Max. N	Marks: 100			Exam Time: 3 Hour	'S
Interna	al Assessment Marks:	30			
End Term Exam Marks:70					
		Part B-Con	tents of the C	ourse	
		<u>Instructio</u>	ons for Paper-	<u>Setter</u>	
1. Nine 2. Quest eight requir	questions will be set in a tion No.1, which will be questions will be set u red to attempt question N	II. All questions short answer typ nit wise selectin	will carry equal m e covering the ent g two questions selectory	narks. tire syllabus, will be com from each Unit I to IV. sting one question from e	pulsory. The remaining The candidate will be ach unit.
Unit	ed to attempt question r	T	opics	ung one question nom e	Contact Hours
1	Introduction to Embedded Systems : what is an Embedded system? ,15Embedded Systems vs General Computing Systems, Classification, major application areas, purpose of Embedded Systems, Wearable devices as an example of Embedded Systems15The Typical Embedded system : Core of Embedded System, Memory, Sensors and Actuators, Communication Interface, Embedded Firmware, other system components15			15	
IICharacteristics and Quality Attributes of Embedded Systems, Washing machine as application specific Embedded System and Automotive as domain specific embedded system15Designing Embedded Systems with 8bit Microcontrollers-8051: controller selection, why 8051?Designing with 8051 Microcontroller : 8051 architecture, Memory Organization, Oscillator Unit, Ports, Interrupts, Timer Units, Serial Port, Reset Circuitry, Power saving modes				15	

I	Programming the 8051 Microcontroller : Addressing modes , Instruction Set	15
	- Data transfer, Arithmetic, Logical Instructions, Boolean Instructions, Program	
	Control Transfer Instructions, ALP for implementation of Instruction set	
	:binary to unpacked BCD, data transfer to internal and external memory, delay	
	using timers	
	Design Examples :number display on LED, 7-segment display, stepper motor	
	control, Analog to Digital Converter Interfacing, serial data transmission.	
Г	<b>Hardware-Software Co-Design and Program Modelling :</b> Issues in	15
	Hardware-Software Co-Design, Computational Models in Embedded Systems,	
	Introduction to Unified Modelling Language.	
	Suggested Evaluation Methods	
Ir	ternal Assessment:	End Term
2	> Theory30Marks	Examination:70
2	<ul> <li>Theory30Marks</li> <li>Class Participation: 5 Marks</li> </ul>	Examination:70 Marks
2	<ul> <li>Theory30Marks</li> <li>Class Participation: 5 Marks</li> <li>Seminar/presentation/assignment/quiz/class test etc.:10Marks</li> </ul>	Examination:70 Marks
2	<ul> <li>Theory30Marks</li> <li>Class Participation: 5 Marks</li> <li>Seminar/presentation/assignment/quiz/class test etc.:10Marks</li> <li>Mid-Term Exam: 15Marks</li> </ul>	Examination:70 Marks
	<ul> <li>Theory30Marks</li> <li>Class Participation: 5 Marks</li> <li>Seminar/presentation/assignment/quiz/class test etc.:10Marks</li> <li>Mid-Term Exam: 15Marks</li> <li>Part C-Learning Resources</li> </ul>	Examination:70 Marks
	<ul> <li>Theory30Marks</li> <li>Class Participation: 5 Marks</li> <li>Seminar/presentation/assignment/quiz/class test etc.:10Marks</li> <li>Mid-Term Exam: 15Marks</li> <li>Part C-Learning Resources</li> </ul>	Examination:70 Marks
2	<ul> <li>Theory30Marks</li> <li>Class Participation: 5 Marks</li> <li>Seminar/presentation/assignment/quiz/class test etc.:10Marks</li> <li>Mid-Term Exam: 15Marks</li> </ul> Part C-Learning Resources Recommended Books/e-resources/LMS: Semiconductor Material and Device Characterization-Dieter K.Schroder	Examination:70 Marks
) R 1.	<ul> <li>Theory30Marks</li> <li>Class Participation: 5 Marks</li> <li>Seminar/presentation/assignment/quiz/class test etc.:10Marks</li> <li>Mid-Term Exam: 15Marks</li> </ul> Part C-Learning Resources Recommended Books/e-resources/LMS: Semiconductor Material and Device Characterization-Dieter K.Schroder (John Wiley & Sons).	Examination:70 Marks
<b>R</b> 1. 2.	<ul> <li>Theory30Marks</li> <li>Class Participation: 5 Marks</li> <li>Seminar/presentation/assignment/quiz/class test etc.:10Marks</li> <li>Mid-Term Exam: 15Marks</li> </ul> Part C-Learning Resources Recommended Books/e-resources/LMS: Semiconductor Material and Device Characterization-Dieter K.Schroder (John Wiley & Sons). Technique of Physics Vol.13, The Electrical Characterization of Semiconductors, Metabolic Characterization of Semiconductors, Metabolic Characterization of Semiconductors.	Examination:70 Marks

- VLSI Technology-S.M.Sze (McGraw Hill Publications).
   Nano A Perspective T.Pradeep (TMH)

Session: 2025-26					
Part A - Introduction					
Subject			ELECTRONIC	CS	
Semester		EIGHT			
Contac	et Hours		Advanced Digi	tal Communication Sy	/stems
Course	e Code		B23-EEM-805		
Course	Type: (CC/MCC/M	IDC/CC-	DSE-H2		
M/DSF	EC/VOC/DSE/PC/A	EC/VAC)	400,400		
Level	of the course	<i>(:C</i> )	400-499		
Pre-req	uisite for the course	(if any)		.1 1 111	11.
Course $(CLO)$ .	Learning Outcomes	After comple	ting this course stand the conc	e, the learner will be epts of building blo	able to: ocks and theoretical
(010).		concep	ts of digital com	munication system.	
		2. Develo	p essential desig	gn concepts of each of	f the blocks of digital
		commu	inication system		
		3. Unders	stand various tec	chniques for digital tr	ansmission of analog
Credit	.c	signals The	and multiple ac	Practical	Total
Cicuit	.5		4	-	4
Conta	ct Hours	6	50	-	60
Max. N	Marks: 100			Exam Time: 3 Hour	rs
Interna	al Assessment Marks: 3	30			
End Te	erm Exam Marks:70				
		Part B-Con	itents of the C	ourse	
1 .		Instructio	ons for Paper-	<u>Setter</u>	
1. N	Nine questions will be set	in all. All questi	ons will carry equ	ial marks.	ill be commulcomy. The
z. c	ning eight questions wil	l be set unit wis	e selecting two g	uestions from each Unit	I to IV. The candidate
will b	e required to attempt que	estion No. 1 and	four more questio	ns selecting one questior	n from each unit.
Unit		T	opics		Contact Hours
Ι	Introduction :Model	of Communicat	tion System, Ele	ements of a Digital	15
	Communication Syste	m, Analysis and	d Design of Con	mmunication System,	
	Classification of Signa	ls and Systems	om Duchabiliti	a Dandam Variablas	
	and Random Process	es Information	and Channel Ca	pacity : Measure of	
	Information, Encoding of the Source output – Shannon Encoding Algorithm				
	and Huffman Encoding algorithm (Ref. 3), Discrete Communication Channels				
	: Only Memory less, Continuous Communication Channel : Shannon- Hartley Theorem				
II	Digital Modulation 7	echniques: Intr	oduction, Binay	Phase-Shift Keying,	15
	Differential Phase-Shi	ft Keying, Diffe	erentially- Encod	ed PSK, Quardrature	
	FSK. Similarity of Bl	FSK and BPSK.	M-ary FSK. Mi	nimum Shift Keving.	
	Duobinary Encoding, A	A Comparison of	Narrowband FM	System (Ref 2)	
III	Error control coding	Examples of	Error control	coding Methods of	15
	controlling errors, Type	es of errors and c	odes, Linear bloc	k codes, Binary cyclic	13
	codes. Convolutional C	odes-Trellis Cod	le		

IV	Digital Transmission of Analog Signals, Sampling theory and Practice,	15				
	Quantizing of Analog Signals, , PCM, Delta Modulation, Q-level differential					
	PCM, Time DivisionMultiplexing, Spread Spectrum and Multiple Access					
	Techniques, Introduction to Spread Spectrum Modulation, Code Acquisition					
	and Tracking, Spread Spectrum as a Multiple Access Techniques					
Suggested Evaluation Methods						
Inter	End Term					
≻ T	Examination:70					
•	Marks					
•	<ul> <li>Sominor/progentation/aggignment/quiz/alagg test ata :10Maylag</li> </ul>					
•						
•						
Part C-Learning Resources						
Recommended Books/e-resources/LMS:						
1. Digital and Analog Communication Systems by K. Sam Shanmugan (John wiley & Sons 1994).						
2. Principles of Communication System by Taub and Schilling (McGraw Hill International).						
3. An Introduction to Analog& Digital Communication by Simon Haykin.						
1						

4. John G.Proakis, "Digital Communication" McGraw Hill 3rd Edition, 1995

Session: 2025-26							
Part A - Introduction							
Subject	ELECTRONIC EQUIPMENT MAINTENANCE						
Semester	EIGHT						
Name of the Course	Practical Based on B23-EEM-801 to 804/805						
Course Code	B23-ELE-806						
CourseType:(CC/MCC/MDC/CC	PC-H2						
M/DSEC/VOC/DSE/PC/AEC/VA							
Level of the course	400-499						
Pre-requisite for the cours							
Course Learning Outcomes	After complet	ing this course, the learner will be able to:					
(CLO):	Get the Hands of different exp	ls on experiments and their analysis based on the knowledge experiments based on B23-EEM-801-804/805:					
	simulation of analog electronic circuits involving BJT/MOSFET g LTSPICE and Cadence Tools in use of IDE's for designing, testing of microcontroller- nterpret the data obtained in the experiments e experimental results and conclusions in the form of ort in clear and concise manner the parameters of semiconductor materials and device. echniques and equipment used for fabrication of ctor devices and integrated circuits. and interpret experimental data experimental results and conclusions in the form of written ear and concise manner						
Credits	The	ory	Practical	Total			
~ ~ ~	(	)	4	4			
Contact Hours		)	60	60			
Max. Marks: 100			Exam Time: 3 Hour	`S			
Internal Assessment Marks: 3	30						
End Term Exam Marks:70							
Part B-Contents of the Course							
Instructions for Performing the Experiments           Note: Perform ten experiments selecting at least one from Practicals Based on B23-EEM-801 to 804/805							
<ol> <li>CMOS inverting Amplifier Circuits simulation using EDA Tools (Cadence Tools)</li> <li>CMOS Differential Amplifiers with Active Loads using EDA Tools</li> <li>Design and simulation of MOS Current sources</li> <li>Design and Simulation of Current Mirror Circuits (Cascoded/Widler/Wilson)</li> <li>Design and Simulation of first and second order Active Filter Circuits.</li> <li>TCAD Simulation of semiconductor devices and processes.</li> <li>Simulation of MEMS structures</li> <li>Programming of 8051 using data flow instructions</li> <li>Programming of 8051 using jump instructions</li> <li>Use of external memories using 8051</li> <li>Study of Hall Effect</li> <li>Resistivity measurement using four probe setup</li> <li>Study of optoelectronic devices and solar cell</li> <li>Characteristics of semiconductor power devices: UJT and SCR</li> <li>Oxidation of silicon wafers (both wet &amp; Dry) and oxide thickness measurement</li> </ol>							

- 17. Pattern transfer using photolithography (using positive photoresist)
- 18. Wet etching of oxide and Aluminum film
- 19. Metal-Semiconductor Contact Fabrication & characterization
- 20. MOS Fabrication & its CV Characterization

#### Suggested Evaluation Methods

#### Internal Assessment:30 Marks

- Class Participation: 10Marks
- File Preparation: 5 Marks
- Viva/Seminar/ Quiz/Assignments: 15 Marks

**End Term Examination:** 70 Marks